- Category:
- Com Port
- Tags:
-
[VHDL]
[源码]
- File Size:
- 1kb
- Update:
- 2013-04-01
- Downloads:
- 0 Times
- Uploaded by:
- 杨毅
Description: verilog uart 16bits transmitter two s complement parameter code
To Search:
File list (Check if you may need any files):
async_transmitter.v
Download