Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: VGA Download
 Description: Vga achieve the realization odule VGA (clock, switch, disp_RGB, hsync, vsync) input clock // system input clock 50MHz input [1:0] switch output [2:0] disp_RGB // VGA output hsync data output // VGA horizontal synchronization signal output vsync // VGA vertical sync signals reg [9:0] hcount // VGA line scan counter reg [9:0] vcount // VGA-field scanning counter reg [2:0] data reg [2:0] h_dat reg [2:0] v_dat // reg [9:0] timer reg flag wire hcount_ov wire vcount_ov wire dat_act wire hsync wire vsync reg vga_clk // VGA horizontal and vertical scanning Timing Parameters Table
 Downloaders recently: [More information of uploader 李阳]
 To Search:
File list (Check if you may need any files):
 

VGA\VGA.asm.rpt
...\VGA.done
...\VGA.fit.rpt
...\VGA.fit.smsg
...\VGA.fit.summary
...\VGA.flow.rpt
...\VGA.map.rpt
...\VGA.map.summary
...\VGA.pin
...\VGA.pof
...\VGA.qpf
...\VGA.qsf
...\VGA.qws
...\VGA.sof
...\VGA.tan.rpt
...\VGA.tan.summary
...\VGA.v
...\VGA.v.bak
VGA
    

CodeBus www.codebus.net