Description: This a computer composition principle of comprehensive experiment: Design 8 cpu. The cpu is 8bit code contains four registers, a memory, as well as alu and controllers. A total of 16 instructions can be achieved.
To Search:
File list (Check if you may need any files):
cpu8bit\adder8bit.vhd
.......\alu.vhd
.......\ar.bsf
.......\ar.vhd
.......\asynram.bsf
.......\asynram.vhd
.......\bus_dir.bsf
.......\bus_dir.vhd
.......\bus_mux.bsf
.......\bus_mux.vhd
.......\cmp_state.ini
.......\controller.bsf
.......\controller.vhd
.......\cpu0.asm.rpt
.......\cpu0.bdf
.......\cpu0.bsf
.......\cpu0.cdf
.......\cpu0.done
.......\cpu0.fit.eqn
.......\cpu0.fit.rpt
.......\cpu0.fit.summary
.......\cpu0.fld
.......\cpu0.flow.rpt
.......\cpu0.map.eqn
.......\cpu0.map.rpt
.......\cpu0.map.summary
.......\cpu0.pin
.......\cpu0.pof
.......\cpu0.qpf
.......\cpu0.qsf
.......\cpu0.qws
.......\cpu0.sof
.......\cpu0.tan.rpt
.......\cpu0.tan.summary
.......\cpu0_assignment_defaults.qdf
.......\db\add_sub_4ih.tdf
.......\..\add_sub_5ih.tdf
.......\..\add_sub_djh.tdf
.......\..\add_sub_kjh.tdf
.......\..\add_sub_ljh.tdf
.......\..\add_sub_olh.tdf
.......\..\cpu0.asm.qmsg
.......\..\cpu0.cbx.xml
.......\..\cpu0.cmp.cdb
.......\..\cpu0.cmp.hdb
.......\..\cpu0.cmp.rdb
.......\..\cpu0.cmp.tdb
.......\..\cpu0.cmp0.ddb
.......\..\cpu0.db_info
.......\..\cpu0.eco.cdb
.......\..\cpu0.fit.qmsg
.......\..\cpu0.hier_info
.......\..\cpu0.hif
.......\..\cpu0.map.cdb
.......\..\cpu0.map.hdb
.......\..\cpu0.map.qmsg
.......\..\cpu0.pre_map.cdb
.......\..\cpu0.pre_map.hdb
.......\..\cpu0.psp
.......\..\cpu0.rtlv.hdb
.......\..\cpu0.rtlv_sg.cdb
.......\..\cpu0.rtlv_sg_swap.cdb
.......\..\cpu0.sgdiff.cdb
.......\..\cpu0.sgdiff.hdb
.......\..\cpu0.sld_design_entry.sci
.......\..\cpu0.sld_design_entry_dsc.sci
.......\..\cpu0.smp_dump.txt
.......\..\cpu0.syn_hier_info
.......\..\cpu0.tan.qmsg
.......\..\cpu0_cmp.qrpt
.......\decoder_2_to_4.vhd
.......\fa.vhd
.......\flag_reg.bsf
.......\flag_reg.vhd
.......\ir.bsf
.......\ir.vhd
.......\mux_4_to_1.vhd
.......\pc.bsf
.......\pc.vhd
.......\reg.bsf
.......\reg.vhd
.......\regfile.bsf
.......\regfile.vhd
.......\reg_mux.bsf
.......\reg_mux.vhd
.......\reg_out.bsf
.......\reg_out.vhd
.......\reg_test.bsf
.......\reg_test.vhd
.......\reg_testa.bsf
.......\reg_testa.vhd
.......\t1.bsf
.......\t1.vhd
.......\t2.bsf
.......\t2.vhd
.......\t3.bsf
.......\t3.vhd
.......\timer.bsf
.......\timer.vhd
.......\db
Download