Description: Black gold development board based on SDRAM chip FPGAEP4CE15F17C8N, my own writing Verilog program the clock setting is 50 m, the hope can help you
To Search:
File list (Check if you may need any files):
SDRAM\db\logic_util_heursitic.dat
.....\..\prev_cmp_sdram_demo.qmsg
.....\..\sdram_demo.amm.cdb
.....\..\sdram_demo.asm.qmsg
.....\..\sdram_demo.asm.rdb
.....\..\sdram_demo.asm_labs.ddb
.....\..\sdram_demo.cbx.xml
.....\..\sdram_demo.cmp.bpm
.....\..\sdram_demo.cmp.cdb
.....\..\sdram_demo.cmp.hdb
.....\..\sdram_demo.cmp.kpt
.....\..\sdram_demo.cmp.logdb
.....\..\sdram_demo.cmp.rdb
.....\..\sdram_demo.cmp_merge.kpt
.....\..\sdram_demo.cycloneive_io_sim_cache.31um_ff_1200mv_0c_fast.hsd
.....\..\sdram_demo.cycloneive_io_sim_cache.31um_ss_1200mv_0c_slow.hsd
.....\..\sdram_demo.cycloneive_io_sim_cache.31um_ss_1200mv_85c_slow.hsd
.....\..\sdram_demo.db_info
.....\..\sdram_demo.fit.qmsg
.....\..\sdram_demo.hier_info
.....\..\sdram_demo.hif
.....\..\sdram_demo.idb.cdb
.....\..\sdram_demo.lpc.html
.....\..\sdram_demo.lpc.rdb
.....\..\sdram_demo.lpc.txt
.....\..\sdram_demo.map.bpm
.....\..\sdram_demo.map.cdb
.....\..\sdram_demo.map.hdb
.....\..\sdram_demo.map.kpt
.....\..\sdram_demo.map.logdb
.....\..\sdram_demo.map.qmsg
.....\..\sdram_demo.map_bb.cdb
.....\..\sdram_demo.map_bb.hdb
.....\..\sdram_demo.map_bb.logdb
.....\..\sdram_demo.pre_map.cdb
.....\..\sdram_demo.pre_map.hdb
.....\..\sdram_demo.rtlv.hdb
.....\..\sdram_demo.rtlv_sg.cdb
.....\..\sdram_demo.rtlv_sg_swap.cdb
.....\..\sdram_demo.sgdiff.cdb
.....\..\sdram_demo.sgdiff.hdb
.....\..\sdram_demo.sld_design_entry.sci
.....\..\sdram_demo.sld_design_entry_dsc.sci
.....\..\sdram_demo.smart_action.txt
.....\..\sdram_demo.sta.qmsg
.....\..\sdram_demo.sta.rdb
.....\..\sdram_demo.sta_cmp.8_slow_1200mv_85c.tdb
.....\..\sdram_demo.syn_hier_info
.....\..\sdram_demo.tiscmp.fastest_slow_1200mv_0c.ddb
.....\..\sdram_demo.tiscmp.fastest_slow_1200mv_85c.ddb
.....\..\sdram_demo.tiscmp.fast_1200mv_0c.ddb
.....\..\sdram_demo.tiscmp.slow_1200mv_0c.ddb
.....\..\sdram_demo.tiscmp.slow_1200mv_85c.ddb
.....\..\sdram_demo.tis_db_list.ddb
.....\..\sdram_demo.tmw_info
.....\incremental_db\compiled_partitions\sdram_demo.db_info
.....\..............\...................\sdram_demo.root_partition.cmp.cdb
.....\..............\...................\sdram_demo.root_partition.cmp.dfp
.....\..............\...................\sdram_demo.root_partition.cmp.hdb
.....\..............\...................\sdram_demo.root_partition.cmp.kpt
.....\..............\...................\sdram_demo.root_partition.cmp.logdb
.....\..............\...................\sdram_demo.root_partition.cmp.rcfdb
.....\..............\...................\sdram_demo.root_partition.map.cdb
.....\..............\...................\sdram_demo.root_partition.map.dpi
.....\..............\...................\sdram_demo.root_partition.map.hbdb.cdb
.....\..............\...................\sdram_demo.root_partition.map.hbdb.hb_info
.....\..............\...................\sdram_demo.root_partition.map.hbdb.hdb
.....\..............\...................\sdram_demo.root_partition.map.hbdb.sig
.....\..............\...................\sdram_demo.root_partition.map.hdb
.....\..............\...................\sdram_demo.root_partition.map.kpt
.....\..............\README
.....\sdram_control_module.v
.....\sdram_control_module.v.bak
.....\sdram_demo.asm.rpt
.....\sdram_demo.cdf
.....\sdram_demo.done
.....\sdram_demo.fit.rpt
.....\sdram_demo.fit.smsg
.....\sdram_demo.fit.summary
.....\sdram_demo.flow.rpt
.....\sdram_demo.map.rpt
.....\sdram_demo.map.summary
.....\sdram_demo.pin
.....\sdram_demo.qpf
.....\sdram_demo.qsf
.....\sdram_demo.sof
.....\sdram_demo.sta.rpt
.....\sdram_demo.sta.summary
.....\sdram_demo.v
.....\sdram_demo.v.bak
.....\sdram_func_module.v
.....\sdram_func_module.v.bak
.....\sdram_init_module.v
.....\sdram_init_module.v.bak
.....\sdram_module.v
.....\sdram_module.v.bak
.....\incremental_db\compiled_partitions
.....\db
.....\incremental_db
SDRAM