Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: shixuzhuangtaiji Download
 Description: By verilog hdl language for writing timing state machine
 Downloaders recently: [More information of uploader 李永超]
 To Search:
File list (Check if you may need any files): 
 

时序状态机\mealy_fsm1.v
..........\mealy_fsm2.v
时序状态机

CodeBus www.codebus.net