Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: minute_ct Download
  • Category:
  • VHDL-FPGA-Verilog
  • Tags:
  • File Size:
  • 1kb
  • Update:
  • 2013-07-23
  • Downloads:
  • 0 Times
  • Uploaded by:
  • xzb
 Description: Design using VHDL-minute timer, the clock part of the design, simulation and testing has been passed.
 Downloaders recently: [More information of uploader xzb]
 To Search:
File list (Check if you may need any files): 
 

minute_ct.vhd

CodeBus www.codebus.net