Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: spi_verilog Download
 Description: Prepared using verilog spi transmission module, has been validated with simulation files, you can transfer information.
 Downloaders recently: [More information of uploader 熊峰]
 To Search:
File list (Check if you may need any files): 
 

spi_slave_model.v
tb_spi_top.v
wb_master_model.v

CodeBus www.codebus.net