Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: my_eda(3-7) Download
 Description: Some small modules based on the VHDL program, such as frequency, counting, shift, latches and other procedures
 Downloaders recently: [More information of uploader 王超]
 To Search:
File list (Check if you may need any files):
 

my_eda(3-7)
...........\add
...........\add4
...........\....\add4.asm.rpt
...........\....\add4.bsf
...........\....\add4.done
...........\....\add4.dpf
...........\....\add4.fit.rpt
...........\....\add4.fit.smsg
...........\....\add4.fit.summary
...........\....\add4.flow.rpt
...........\....\add4.map.rpt
...........\....\add4.map.summary
...........\....\add4.pin
...........\....\add4.pof
...........\....\add4.qpf
...........\....\add4.qsf
...........\....\add4.qws
...........\....\add4.sim.rpt
...........\....\add4.sof
...........\....\add4.tan.rpt
...........\....\add4.tan.summary
...........\....\add4.vhd
...........\....\add4.vwf
...........\....\add4_assignment_defaults.qdf
...........\....\db
...........\....\..\add4.asm.qmsg
...........\....\..\add4.asm_labs.ddb
...........\....\..\add4.cbx.xml
...........\....\..\add4.cmp.cdb
...........\....\..\add4.cmp.hdb
...........\....\..\add4.cmp.logdb
...........\....\..\add4.cmp.rdb
...........\....\..\add4.cmp.tdb
...........\....\..\add4.cmp0.ddb
...........\....\..\add4.cmp2.ddb
...........\....\..\add4.dbp
...........\....\..\add4.db_info
...........\....\..\add4.eco.cdb
...........\....\..\add4.fit.qmsg
...........\....\..\add4.hier_info
...........\....\..\add4.hif
...........\....\..\add4.map.cdb
...........\....\..\add4.map.hdb
...........\....\..\add4.map.logdb
...........\....\..\add4.map.qmsg
...........\....\..\add4.pre_map.cdb
...........\....\..\add4.pre_map.hdb
...........\....\..\add4.psp
...........\....\..\add4.pss
...........\....\..\add4.rtlv.hdb
...........\....\..\add4.rtlv_sg.cdb
...........\....\..\add4.rtlv_sg_swap.cdb
...........\....\..\add4.sgdiff.cdb
...........\....\..\add4.sgdiff.hdb
...........\....\..\add4.signalprobe.cdb
...........\....\..\add4.sim_ori.vwf
...........\....\..\add4.sld_design_entry.sci
...........\....\..\add4.sld_design_entry_dsc.sci
...........\....\..\add4.syn_hier_info
...........\....\..\add4.tan.qmsg
...........\....\..\wed.zsf
...........\...\add.asm.rpt
...........\...\add.bsf
...........\...\add.done
...........\...\add.dpf
...........\...\add.fit.rpt
...........\...\add.fit.smsg
...........\...\add.fit.summary
...........\...\add.flow.rpt
...........\...\add.map.rpt
...........\...\add.map.summary
...........\...\add.pin
...........\...\add.pof
...........\...\add.qpf
...........\...\add.qsf
...........\...\add.qws
...........\...\add.sim.rpt
...........\...\add.sof
...........\...\add.tan.rpt
...........\...\add.tan.summary
...........\...\add.vhd
...........\...\add.vwf
...........\...\add_assignment_defaults.qdf
...........\...\db
...........\...\..\add.asm.qmsg
...........\...\..\add.cbx.xml
...........\...\..\add.cmp.cdb
...........\...\..\add.cmp.hdb
...........\...\..\add.cmp.logdb
...........\...\..\add.cmp.rdb
...........\...\..\add.cmp2.ddb
...........\...\..\add.dbp
...........\...\..\add.db_info
...........\...\..\add.eco.cdb
...........\...\..\add.fit.qmsg
...........\...\..\add.hier_info
...........\...\..\add.hif
...........\...\..\add.map.hdb
...........\...\..\add.map.qmsg
    

CodeBus www.codebus.net