Description: variable reg : integer range 0 to 80000 variable d1,d2,d3,d4 : std_logic_vector(3 downto 0) begin if clk100 event and clk100= 1 then case current_state1 is when st0=>
To Search:
File list (Check if you may need any files):
shijinzhiBCD.doc
zguso.txt
zzzhes.txt
Download