Description: Split screen using verilog language design, this procedure is divided into two parts, one can achieve arbitrary parity crossover design, one can achieve arbitrary dividing half the whole design
To Search:
File list (Check if you may need any files):
分频器设计
..........\任意奇分频v.txt
..........\半整v.txt
Download