Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: generate-coordinates Download
 Description: Use of VHDL language, clever use of counter and loop outputs a coordinate system, because VHDL negative too much trouble, all replaced by a positive number, the output an origin at the center, radius 128 256 256 coordinates. Convenient coordinate transformation and coordinate to do with this algorithm.
 Downloaders recently: [More information of uploader 韩韬]
 To Search:
File list (Check if you may need any files):
 

generate coordinates.txt
    

CodeBus www.codebus.net