Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: weiji Download
 Description: FPGA-based UART design, fpga design simple baud rate generator
 Downloaders recently: [More information of uploader 孟一]
 To Search:
File list (Check if you may need any files): 
 

weiji.vhd

CodeBus www.codebus.net