Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: jtag Download
 Description: verilog language jtag (boundary scan module), a novice when you can look
 Downloaders recently: [More information of uploader 张一凡]
 To Search:
File list (Check if you may need any files):
 

程序\finaltap\tap.v
....\........\tap.v.bak
....\........\tap_tb.v
....\read me.txt
....\各功能模块\activ_ir\activ_ir.v
....\..........\........\activ_ir.v.bak
....\..........\........\activ_ir.v~
....\..........\........\activ_irtb.v
....\..........\........\activ_irtb.v.bak
....\..........\........\activ_irtb.v~
....\..........\bedirectioncell\1.png
....\..........\...............\BiDirectionalCell.v
....\..........\...............\BiDirectionalCell.v.bak
....\..........\...............\bidirection_tb.v
....\..........\...............\bidirection_tb.v.bak
....\..........\.ypass\bypass.jpg
....\..........\......\bypass.v
....\..........\......\bypasstb.v
....\..........\......\bypasstb.v.bak
....\..........\controllcell\ControlCell.v
....\..........\............\ControlCell.v~
....\..........\............\controll.png
....\..........\............\controllcelltb.v
....\..........\............\controllcelltb.v.bak
....\..........\idcode\idcode.png
....\..........\......\idcode.v
....\..........\......\idcode.v.bak
....\..........\......\idcodetb.v
....\..........\......\idcodetb.v.bak
....\..........\.nputcell\input.png
....\..........\.........\Inputcell.v
....\..........\.........\Inputcell.v.bak
....\..........\.........\Inputcell.v.bak~
....\..........\.........\Inputcell.v~
....\..........\.........\Inputcelltb.v
....\..........\.........\Inputcelltb.v.bak
....\..........\.........\Inputcelltb.v~
....\..........\jtag_ir\jtag_ir.v
....\..........\.......\jtag_ir.v.bak
....\..........\.......\jtag_ir.v~
....\..........\.......\jtag_irtb.v
....\..........\.......\jtag_irtb.v.bak
....\..........\.......\jtag_irtb.v~
....\..........\.......\jtair.jpg
....\..........\outputcell\1.png
....\..........\..........\OutputCell.v
....\..........\..........\OutputCell.v.bak
....\..........\..........\OutputCell.v~
....\..........\..........\Outputcelltb.v
....\..........\..........\Outputcelltb.v.bak
....\..........\..........\real.png
....\..........\tap\tap.v
....\..........\...\tap.v.bak
....\..........\...\tap.v~
....\..........\...\tap_tb.v
....\..........\...\tap_tb.v.bak
....\..........\...\tap_tb.v~
....\..........\..._top\tap_top.v
....\..........\.......\tap_top.v.bak
....\..........\.......\tap_toptb.v
....\..........\.......\tap_toptb.v.bak
....\..........\.......\tap_toptb1
....\..........\.......\未命名.jpg
....\..........\.ms\tms.jpg
....\..........\...\tms.v
....\..........\...\tms.v.bak
....\..........\...\tms.v~
....\..........\...\tmstb.v
....\..........\...\tmstb.v.bak
....\..........\...\tmstb.v~
....\..........\update_ir\update.jpg
....\..........\.........\update_ir.v
....\..........\.........\update_ir.v.bak
....\..........\.........\update_ir.v~
....\..........\.........\update_irtb.v
....\..........\.........\update_irtb.v.bak
....\..........\.........\update_irtb.v~
....\..........\activ_ir
....\..........\bedirectioncell
....\..........\bypass
....\..........\controllcell
....\..........\idcode
....\..........\inputcell
....\..........\jtag_ir
....\..........\outputcell
....\..........\tap
....\..........\tap_top
....\..........\tms
....\..........\update_ir
....\finaltap
....\各功能模块
程序
    

CodeBus www.codebus.net