Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: verilogiic1121 Download
 Description: A protocol based on verilog for iic controller state machine structure with writing, data can be written to the eeprom, reading them out.
 Downloaders recently: [More information of uploader 陈栋磊]
 To Search:
File list (Check if you may need any files):
 

verilogiic1121
..............\cstate.jpg
..............\db
..............\..\iic_top.db_info
..............\..\iic_top.sld_design_entry.sci
..............\..\iic_top_global_asgn_op.abo
..............\..\prev_cmp_iic_top.asm.qmsg
..............\..\prev_cmp_iic_top.fit.qmsg
..............\..\prev_cmp_iic_top.map.qmsg
..............\..\prev_cmp_iic_top.tan.qmsg
..............\..\wed.wsf
..............\iic_com.v
..............\iic_top.asm.rpt
..............\iic_top.cdf
..............\iic_top.done
..............\iic_top.dpf
..............\iic_top.fit.rpt
..............\iic_top.fit.smsg
..............\iic_top.fit.summary
..............\iic_top.flow.rpt
..............\iic_top.map.rpt
..............\iic_top.map.summary
..............\iic_top.pin
..............\iic_top.pof
..............\iic_top.qpf
..............\iic_top.qsf
..............\iic_top.qws
..............\iic_top.tan.rpt
..............\iic_top.tan.summary
..............\iic_top.v
..............\iic_top.v.bak
..............\iic_top_assignment_defaults.qdf
..............\incremental_db
..............\..............\compiled_partitions
..............\..............\...................\iic_top.db_info
..............\..............\...................\iic_top.root_partition.map.kpt
..............\..............\README
..............\led_seg7.v
..............\tb_iic_top.vwf
    

CodeBus www.codebus.net