Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: EX7 Download
 Description: One based on the serial receiver sends verilog module can communicate with the host computer.
 Downloaders recently: [More information of uploader 陈栋磊]
 To Search:
File list (Check if you may need any files):
 

EX7
...\uartverilog
...\...........\db
...\...........\..\my_uart_top.asm.qmsg
...\...........\..\my_uart_top.asm_labs.ddb
...\...........\..\my_uart_top.cbx.xml
...\...........\..\my_uart_top.cmp.cdb
...\...........\..\my_uart_top.cmp.hdb
...\...........\..\my_uart_top.cmp.kpt
...\...........\..\my_uart_top.cmp.logdb
...\...........\..\my_uart_top.cmp.rdb
...\...........\..\my_uart_top.cmp.tdb
...\...........\..\my_uart_top.cmp0.ddb
...\...........\..\my_uart_top.db_info
...\...........\..\my_uart_top.eco.cdb
...\...........\..\my_uart_top.fit.qmsg
...\...........\..\my_uart_top.hier_info
...\...........\..\my_uart_top.hif
...\...........\..\my_uart_top.lpc.html
...\...........\..\my_uart_top.lpc.rdb
...\...........\..\my_uart_top.lpc.txt
...\...........\..\my_uart_top.map.cdb
...\...........\..\my_uart_top.map.hdb
...\...........\..\my_uart_top.map.logdb
...\...........\..\my_uart_top.map.qmsg
...\...........\..\my_uart_top.pre_map.cdb
...\...........\..\my_uart_top.pre_map.hdb
...\...........\..\my_uart_top.rpp.qmsg
...\...........\..\my_uart_top.rtlv.hdb
...\...........\..\my_uart_top.rtlv_sg.cdb
...\...........\..\my_uart_top.rtlv_sg_swap.cdb
...\...........\..\my_uart_top.sgate.rvd
...\...........\..\my_uart_top.sgate_sm.rvd
...\...........\..\my_uart_top.sgdiff.cdb
...\...........\..\my_uart_top.sgdiff.hdb
...\...........\..\my_uart_top.sld_design_entry.sci
...\...........\..\my_uart_top.sld_design_entry_dsc.sci
...\...........\..\my_uart_top.syn_hier_info
...\...........\..\my_uart_top.tan.qmsg
...\...........\..\my_uart_top.tis_db_list.ddb
...\...........\..\my_uart_top_global_asgn_op.abo
...\...........\..\prev_cmp_my_uart_top.asm.qmsg
...\...........\..\prev_cmp_my_uart_top.fit.qmsg
...\...........\..\prev_cmp_my_uart_top.map.qmsg
...\...........\..\prev_cmp_my_uart_top.tan.qmsg
...\...........\incremental_db
...\...........\..............\compiled_partitions
...\...........\..............\...................\my_uart_top.root_partition.map.kpt
...\...........\..............\README
...\...........\my_uart_rx.v
...\...........\my_uart_top.asm.rpt
...\...........\my_uart_top.cdf
...\...........\my_uart_top.done
...\...........\my_uart_top.dpf
...\...........\my_uart_top.fit.rpt
...\...........\my_uart_top.fit.smsg
...\...........\my_uart_top.fit.summary
...\...........\my_uart_top.flow.rpt
...\...........\my_uart_top.jpg
...\...........\my_uart_top.map.rpt
...\...........\my_uart_top.map.smsg
...\...........\my_uart_top.map.summary
...\...........\my_uart_top.pin
...\...........\my_uart_top.pof
...\...........\my_uart_top.qpf
...\...........\my_uart_top.qsf
...\...........\my_uart_top.qws
...\...........\my_uart_top.tan.rpt
...\...........\my_uart_top.tan.summary
...\...........\my_uart_top.v
...\...........\my_uart_top.v.bak
...\...........\my_uart_top_assignment_defaults.qdf
...\...........\my_uart_tx.v
...\...........\speed_select.v
    

CodeBus www.codebus.net