Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: jipin Download
 Description: fpga detects the input signal frequency digital display can detect 0HZ-20MHZ input frequency. Including top-level code, digital display code, clock divider code.
 Downloaders recently: [More information of uploader 王子]
 To Search:
File list (Check if you may need any files):
 

div2.v
jipin.v
jishu_bcd.v
shumxs.v
    

CodeBus www.codebus.net