Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: divider13 Download
 Description: This a 13 frequency divider which can transfer the input clock signal into a 1/13 clock signal.
 Downloaders recently: [More information of uploader 陈楠]
 To Search:
File list (Check if you may need any files): 
 

divider13.v
13 divider.PNG

CodeBus www.codebus.net