Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: decoder3_8 Download
 Description: - The output of the decoder is active low. So every time only a low level.- KEY1 and KEY2 key key and KEY3 key as A B C signal input. LED light output shows the default state of the state- the key is a high level - When the button is pressed, the corresponding I/O is low (0),- in order to get the value does not make sense, three keys are not when pressed, are 111. said 7 three buttons are pressed, are 000. 0
 Downloaders recently: [More information of uploader lixiaolong]
 To Search:
File list (Check if you may need any files):
 

decoder3_8.vhd
    

CodeBus www.codebus.net