Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: myfir Download
 Description: order raised cosine filter verilog written 16 direct-type structure to achieve the other wave filtering the output waveform containing testbench file
 Downloaders recently: [More information of uploader yangyang]
 To Search:
File list (Check if you may need any files): 
 

fir_tester.v
my_fir_16_1.v

CodeBus www.codebus.net