Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: faddsub Download
 Description: FPU adder / subtractor it is confirmed to work at 32MHz by Spartan-6 SP605.
 Downloaders recently: [More information of uploader Masayuki Kimura]
 To Search:
File list (Check if you may need any files): 
 

design
......\faddsub.v
......\fpu.vh

CodeBus www.codebus.net