Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: dynamic_seg7 Download
 Description: 7 digital tube dynamic display, using Verilog Programming
 Downloaders recently: [More information of uploader duan]
 To Search:
File list (Check if you may need any files):
 

dynamic_seg7
............\db
............\..\dynamic_seg7.asm.qmsg
............\..\dynamic_seg7.cbx.xml
............\..\dynamic_seg7.cmp.bpm
............\..\dynamic_seg7.cmp.cdb
............\..\dynamic_seg7.cmp.ecobp
............\..\dynamic_seg7.cmp.hdb
............\..\dynamic_seg7.cmp.logdb
............\..\dynamic_seg7.cmp.rdb
............\..\dynamic_seg7.cmp.tdb
............\..\dynamic_seg7.cmp0.ddb
............\..\dynamic_seg7.db_info
............\..\dynamic_seg7.eco.cdb
............\..\dynamic_seg7.fit.qmsg
............\..\dynamic_seg7.hier_info
............\..\dynamic_seg7.hif
............\..\dynamic_seg7.map.bpm
............\..\dynamic_seg7.map.cdb
............\..\dynamic_seg7.map.ecobp
............\..\dynamic_seg7.map.hdb
............\..\dynamic_seg7.map.logdb
............\..\dynamic_seg7.map.qmsg
............\..\dynamic_seg7.map_bb.cdb
............\..\dynamic_seg7.map_bb.hdb
............\..\dynamic_seg7.map_bb.hdbx
............\..\dynamic_seg7.map_bb.logdb
............\..\dynamic_seg7.pre_map.cdb
............\..\dynamic_seg7.pre_map.hdb
............\..\dynamic_seg7.psp
............\..\dynamic_seg7.root_partition.cmp.atm
............\..\dynamic_seg7.root_partition.cmp.dfp
............\..\dynamic_seg7.root_partition.cmp.hdbx
............\..\dynamic_seg7.root_partition.cmp.logdb
............\..\dynamic_seg7.root_partition.cmp.rcf
............\..\dynamic_seg7.root_partition.map.atm
............\..\dynamic_seg7.root_partition.map.hdbx
............\..\dynamic_seg7.root_partition.map.info
............\..\dynamic_seg7.rtlv.hdb
............\..\dynamic_seg7.rtlv_sg.cdb
............\..\dynamic_seg7.rtlv_sg_swap.cdb
............\..\dynamic_seg7.sgdiff.cdb
............\..\dynamic_seg7.sgdiff.hdb
............\..\dynamic_seg7.signalprobe.cdb
............\..\dynamic_seg7.sld_design_entry.sci
............\..\dynamic_seg7.sld_design_entry_dsc.sci
............\..\dynamic_seg7.syn_hier_info
............\..\dynamic_seg7.tan.qmsg
............\..\dynamic_seg7.tis_db_list.ddb
............\..\dynamic_seg7.tmw_info
............\dynamic_seg7.asm.rpt
............\dynamic_seg7.done
............\dynamic_seg7.fit.rpt
............\dynamic_seg7.fit.smsg
............\dynamic_seg7.fit.summary
............\dynamic_seg7.flow.rpt
............\dynamic_seg7.map.rpt
............\dynamic_seg7.map.summary
............\dynamic_seg7.pin
............\dynamic_seg7.pof
............\dynamic_seg7.qpf
............\dynamic_seg7.qsf
............\dynamic_seg7.qws
............\dynamic_seg7.sof
............\dynamic_seg7.tan.rpt
............\dynamic_seg7.tan.summary
............\dynamic_seg7.v
............\dynamic_seg7.v.bak
............\dynamic_seg7_assignment_defaults.qdf
............\fpga_starter_pin.tcl
............\m_dynamic_seg7.v
    

CodeBus www.codebus.net