Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: ps_transfer Download
 Description: Using verilog HDL language realize parallel-to-serial conversion, using the state machine to achieve ，can comprehense
 Downloaders recently: [More information of uploader hedy]
 To Search:
File list (Check if you may need any files): 
 

ps_transfer.v

CodeBus www.codebus.net