- Category:
- VHDL-FPGA-Verilog
- Tags:
-
- File Size:
- 1kb
- Update:
- 2013-04-13
- Downloads:
- 0 Times
- Uploaded by:
- 李雪
Description: Frequency meter design a module latch, the six count results and overflow signal over the latch function
To Search:
File list (Check if you may need any files):
latch.vhd