Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: deserialize-VHDL Download
 Description: VHDL to write a serial-to-parallel conversion code, can be used the ISE13.3 test.
 Downloaders recently: [More information of uploader 瞿鑫]
 To Search:
File list (Check if you may need any files): 
 

并串转换VHDL代码2013-4-7.txt

CodeBus www.codebus.net