Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: p_in_s_out Download
 Description: String into a register Design  datain [7 .. 0] is the eight-bit data input terminal, parallel input  CLK pulse input terminal, the data shift rely on this pin trigger  load the control terminal of the read data  dataout A data output.
 Downloaders recently: [More information of uploader 吴胜兵]
 To Search:
File list (Check if you may need any files):
 

5\db\logic_util_heursitic.dat
.\..\prev_cmp_p_in_s_out.asm.qmsg
.\..\prev_cmp_p_in_s_out.fit.qmsg
.\..\prev_cmp_p_in_s_out.map.qmsg
.\..\prev_cmp_p_in_s_out.qmsg
.\..\prev_cmp_p_in_s_out.sim.qmsg
.\..\prev_cmp_p_in_s_out.tan.qmsg
.\..\p_in_s_out.asm.qmsg
.\..\p_in_s_out.asm.rdb
.\..\p_in_s_out.asm_labs.ddb
.\..\p_in_s_out.cbx.xml
.\..\p_in_s_out.cmp.bpm
.\..\p_in_s_out.cmp.cdb
.\..\p_in_s_out.cmp.ecobp
.\..\p_in_s_out.cmp.hdb
.\..\p_in_s_out.cmp.kpt
.\..\p_in_s_out.cmp.logdb
.\..\p_in_s_out.cmp.rdb
.\..\p_in_s_out.cmp.tdb
.\..\p_in_s_out.cmp0.ddb
.\..\p_in_s_out.cmp2.ddb
.\..\p_in_s_out.cmp_merge.kpt
.\..\p_in_s_out.db_info
.\..\p_in_s_out.eco.cdb
.\..\p_in_s_out.eds_overflow
.\..\p_in_s_out.fit.qmsg
.\..\p_in_s_out.fnsim.cdb
.\..\p_in_s_out.fnsim.hdb
.\..\p_in_s_out.fnsim.qmsg
.\..\p_in_s_out.hier_info
.\..\p_in_s_out.hif
.\..\p_in_s_out.lpc.html
.\..\p_in_s_out.lpc.rdb
.\..\p_in_s_out.lpc.txt
.\..\p_in_s_out.map.bpm
.\..\p_in_s_out.map.cdb
.\..\p_in_s_out.map.ecobp
.\..\p_in_s_out.map.hdb
.\..\p_in_s_out.map.kpt
.\..\p_in_s_out.map.logdb
.\..\p_in_s_out.map.qmsg
.\..\p_in_s_out.map_bb.cdb
.\..\p_in_s_out.map_bb.hdb
.\..\p_in_s_out.map_bb.logdb
.\..\p_in_s_out.pre_map.cdb
.\..\p_in_s_out.pre_map.hdb
.\..\p_in_s_out.rpp.qmsg
.\..\p_in_s_out.rtlv.hdb
.\..\p_in_s_out.rtlv_sg.cdb
.\..\p_in_s_out.rtlv_sg_swap.cdb
.\..\p_in_s_out.sgate.rvd
.\..\p_in_s_out.sgate_sm.rvd
.\..\p_in_s_out.sgdiff.cdb
.\..\p_in_s_out.sgdiff.hdb
.\..\p_in_s_out.sim.cvwf
.\..\p_in_s_out.sim.hdb
.\..\p_in_s_out.sim.qmsg
.\..\p_in_s_out.sim.rdb
.\..\p_in_s_out.simfam
.\..\p_in_s_out.sld_design_entry.sci
.\..\p_in_s_out.sld_design_entry_dsc.sci
.\..\p_in_s_out.smart_action.txt
.\..\p_in_s_out.syn_hier_info
.\..\p_in_s_out.tan.qmsg
.\..\p_in_s_out.tis_db_list.ddb
.\..\wed.wsf
.\incremental_db\compiled_partitions\p_in_s_out.root_partition.cmp.cdb
.\..............\...................\p_in_s_out.root_partition.cmp.dfp
.\..............\...................\p_in_s_out.root_partition.cmp.hdb
.\..............\...................\p_in_s_out.root_partition.cmp.kpt
.\..............\...................\p_in_s_out.root_partition.cmp.logdb
.\..............\...................\p_in_s_out.root_partition.cmp.rcfdb
.\..............\...................\p_in_s_out.root_partition.cmp.re.rcfdb
.\..............\...................\p_in_s_out.root_partition.map.cdb
.\..............\...................\p_in_s_out.root_partition.map.dpi
.\..............\...................\p_in_s_out.root_partition.map.hdb
.\..............\...................\p_in_s_out.root_partition.map.kpt
.\..............\README
.\p_in_s_out.asm.rpt
.\p_in_s_out.done
.\p_in_s_out.fit.rpt
.\p_in_s_out.fit.smsg
.\p_in_s_out.fit.summary
.\p_in_s_out.flow.rpt
.\p_in_s_out.map.rpt
.\p_in_s_out.map.summary
.\p_in_s_out.pin
.\p_in_s_out.pof
.\p_in_s_out.qpf
.\p_in_s_out.qsf
.\p_in_s_out.qws
.\p_in_s_out.sim.rpt
.\p_in_s_out.sof
.\p_in_s_out.tan.rpt
.\p_in_s_out.tan.summary
.\p_in_s_out.vhd
.\p_in_s_out.vhd.bak
.\p_in_s_out.vwf
.\incremental_db\compiled_partitions
.\db
    

CodeBus www.codebus.net