Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: test2 Download
 Description: failed to translate
 Downloaders recently: [More information of uploader 韩韬]
 To Search:
File list (Check if you may need any files):
 

counter1_top.vhd
simulation
..........\modelsim
..........\........\counter1_top.sft
..........\........\counter1_top.vho
..........\........\counter1_top.vht
..........\........\counter1_top.vht.bak
..........\........\counter1_top_6_1200mv_0c_slow.vho
..........\........\counter1_top_6_1200mv_0c_vhd_slow.sdo
..........\........\counter1_top_6_1200mv_85c_slow.vho
..........\........\counter1_top_6_1200mv_85c_vhd_slow.sdo
..........\........\counter1_top_6_1200mv_85c_vhd_slow.sdo_typ.csd
..........\........\counter1_top_min_1200mv_0c_fast.vho
..........\........\counter1_top_min_1200mv_0c_vhd_fast.sdo
..........\........\counter1_top_modelsim.xrf
..........\........\counter1_top_run_msim_gate_vhdl.do
..........\........\counter1_top_run_msim_gate_vhdl.do.bak
..........\........\counter1_top_run_msim_rtl_vhdl.do
..........\........\counter1_top_run_msim_rtl_vhdl.do.bak
..........\........\counter1_top_run_msim_rtl_vhdl.do.bak1
..........\........\counter1_top_run_msim_rtl_vhdl.do.bak2
..........\........\counter1_top_run_msim_rtl_vhdl.do.bak3
..........\........\counter1_top_run_msim_rtl_vhdl.do.bak4
..........\........\counter1_top_run_msim_rtl_vhdl.do.bak5
..........\........\counter1_top_run_msim_rtl_vhdl.do.bak6
..........\........\counter1_top_vhd.sdo
..........\........\gate_work
..........\........\.........\_info
..........\........\.........\_temp
..........\........\.........\_vmake
..........\........\.........\counter1_top
..........\........\.........\............\_primary.dat
..........\........\.........\............\_primary.dbs
..........\........\.........\............\structure.dat
..........\........\.........\............\structure.dbs
..........\........\.........\............\structure.prw
..........\........\.........\............\structure.psm
..........\........\.........\counter1_top_vhd_tst
..........\........\.........\....................\_primary.dat
..........\........\.........\....................\_primary.dbs
..........\........\.........\....................\counter1_top_arch.dat
..........\........\.........\....................\counter1_top_arch.dbs
..........\........\.........\....................\counter1_top_arch.prw
..........\........\.........\....................\counter1_top_arch.psm
..........\........\modelsim.ini
..........\........\msim_transcript
..........\........\rtl_work
..........\........\........\_info
..........\........\........\_temp
..........\........\........\_vmake
..........\........\........\counter1_top
..........\........\........\............\_primary.dat
..........\........\........\............\_primary.dbs
..........\........\........\............\bhv.dat
..........\........\........\............\bhv.dbs
..........\........\........\............\bhv.prw
..........\........\........\............\bhv.psm
..........\........\........\counter1_top_vhd_tst
..........\........\........\....................\_primary.dat
..........\........\........\....................\_primary.dbs
..........\........\........\....................\counter1_top_arch.dat
..........\........\........\....................\counter1_top_arch.dbs
..........\........\........\....................\counter1_top_arch.prw
..........\........\........\....................\counter1_top_arch.psm
..........\........\vsim.wlf
    

CodeBus www.codebus.net