Description: 4 synchronous binary adder counter works by the rising edge of the clock signal clk, and the reset signal CLR active low, put the state of the counter is cleared. Under the premise clr reset signal is inactive (active high), when the arrival of the rising edge of clk, if the counter original state is 15, the counter back to 0 state, or the state of the counter will be incremented by 1.
To Search:
File list (Check if you may need any files):
4wei ji shu qi.txt
Download