Description: I2C bus VHDL/Verilog HDL source code is verified by simulation is correct, we hope to useful
To Search:
File list (Check if you may need any files):
i2c verilog vhdl
................\CVS
................\...\Entries
................\...\Repository
................\...\Root
................\bench
................\.....\CVS
................\.....\...\Entries
................\.....\...\Repository
................\.....\...\Root
................\.....\verilog
................\.....\.......\CVS
................\.....\.......\...\Entries
................\.....\.......\...\Repository
................\.....\.......\...\Root
................\.....\.......\i2c_slave_model.v
................\.....\.......\spi_slave_model.v
................\.....\.......\tst_bench_top.v
................\.....\.......\wb_master_model.v
................\doc
................\...\CVS
................\...\...\Entries
................\...\...\Repository
................\...\...\Root
................\...\i2c_specs.pdf
................\...\src
................\...\...\CVS
................\...\...\...\Entries
................\...\...\...\Repository
................\...\...\...\Root
................\...\...\I2C_specs.doc
................\documentation
................\.............\CVS
................\.............\...\Entries
................\.............\...\Repository
................\.............\...\Root
................\rtl
................\...\CVS
................\...\...\Entries
................\...\...\Repository
................\...\...\Root
................\...\verilog
................\...\.......\CVS
................\...\.......\...\Entries
................\...\.......\...\Repository
................\...\.......\...\Root
................\...\.......\i2c_master_bit_ctrl.v
................\...\.......\i2c_master_byte_ctrl.v
................\...\.......\i2c_master_defines.v
................\...\.......\i2c_master_top.v
................\...\.......\timescale.v
................\...\vhdl
................\...\....\CVS
................\...\....\...\Entries
................\...\....\...\Repository
................\...\....\...\Root
................\...\....\I2C.VHD
................\...\....\i2c_master_bit_ctrl.vhd
................\...\....\i2c_master_byte_ctrl.vhd
................\...\....\i2c_master_top.vhd
................\...\....\readme
................\...\....\tst_ds1621.vhd
................\sim
................\...\CVS
................\...\...\Entries
................\...\...\Repository
................\...\...\Root
................\...\i2c_verilog
................\...\...........\CVS
................\...\...........\...\Entries
................\...\...........\...\Repository
................\...\...........\...\Root
................\...\...........\run
................\...\...........\...\CVS
................\...\...........\...\...\Entries
................\...\...........\...\...\Repository
................\...\...........\...\...\Root
................\...\...........\...\INCA_libs
................\...\...........\...\.........\CVS
................\...\...........\...\.........\...\Entries
................\...\...........\...\.........\...\Repository
................\...\...........\...\.........\...\Root
................\...\...........\...\bench.vcd
................\...\...........\...\ncverilog.key
................\...\...........\...\ncverilog.log
................\...\...........\...\run
................\...\...........\...\waves
................\...\...........\...\.....\CVS
................\...\...........\...\.....\...\Entries
................\...\...........\...\.....\...\Repository
................\...\...........\...\.....\...\Root
................\software
................\........\CVS
................\........\...\Entries
................\........\...\Repository
................\........\...\Root
................\........\drivers
................\........\.......\CVS
................\........\.......\...\Entries
................\........\.......\...\Repository
Download