Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: ji_shu_qi Download
 Description: Verilog HDL prepared counter with in QuartusII software source code
 Downloaders recently: [More information of uploader 徐鑫]
 To Search:
File list (Check if you may need any files): 
 

计数器
......\mycounter
......\.........\mycounter.v
......\.........\mycounter.vwf
......\二进制计数器
......\............\BinaryCounter.v
......\............\BinaryCounter.zip
......\格雷码计数器
......\............\GrayCounter.v
......\............\GrayCounter.zip
......\约翰逊计数器
......\............\JohnsonCounter.v

CodeBus www.codebus.net