Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: aaa-crall2 Download
 Description: UCI7701 LCD driver chip control procedures, to make it according to the specified waveform output data to refresh the screen, built-in validation proce
 Downloaders recently: [More information of uploader xueyuan]
 To Search:
File list (Check if you may need any files):
 

aaa-crall2\aaa.bsf
..........\aaa.v
..........\aaa2.bsf
..........\aaa2.v
..........\ac.bdf
..........\ac.cdf
..........\ac.done
..........\ac.fit.smsg
..........\ac.fit.summary
..........\ac.map.smsg
..........\ac.map.summary
..........\ac.pin
..........\ac.qpf
..........\ac.qsf
..........\ac.sta.summary
..........\ac.v
..........\add_clk.bsf
..........\add_clk.v
..........\crall.bsf
..........\crall.v
..........\ctrl.bsf
..........\ctrl.v
..........\db\ac.amm.cdb
..........\..\ac.asm.qmsg
..........\..\ac.asm.rdb
..........\..\ac.asm_labs.ddb
..........\..\ac.cbx.xml
..........\..\ac.cmp.bpm
..........\..\ac.cmp.cdb
..........\..\ac.cmp.hdb
..........\..\ac.cmp.kpt
..........\..\ac.cmp.logdb
..........\..\ac.cmp.rdb
..........\..\ac.cmp_merge.kpt
..........\..\ac.cycloneive_io_sim_cache.31um_ff_1200mv_0c_fast.hsd
..........\..\ac.cycloneive_io_sim_cache.31um_ss_1200mv_0c_slow.hsd
..........\..\ac.cycloneive_io_sim_cache.31um_ss_1200mv_85c_slow.hsd
..........\..\ac.db_info
..........\..\ac.eda.qmsg
..........\..\ac.fit.qmsg
..........\..\ac.hier_info
..........\..\ac.hif
..........\..\ac.idb.cdb
..........\..\ac.lpc.html
..........\..\ac.lpc.rdb
..........\..\ac.lpc.txt
..........\..\ac.map.bpm
..........\..\ac.map.cdb
..........\..\ac.map.hdb
..........\..\ac.map.kpt
..........\..\ac.map.logdb
..........\..\ac.map.qmsg
..........\..\ac.map_bb.cdb
..........\..\ac.map_bb.hdb
..........\..\ac.map_bb.logdb
..........\..\ac.pre_map.cdb
..........\..\ac.pre_map.hdb
..........\..\ac.rtlv.hdb
..........\..\ac.rtlv_sg.cdb
..........\..\ac.rtlv_sg_swap.cdb
..........\..\ac.sgdiff.cdb
..........\..\ac.sgdiff.hdb
..........\..\ac.sld_design_entry.sci
..........\..\ac.sld_design_entry_dsc.sci
..........\..\ac.smart_action.txt
..........\..\ac.sta.qmsg
..........\..\ac.sta.rdb
..........\..\ac.sta_cmp.8_slow_1200mv_85c.tdb
..........\..\ac.syn_hier_info
..........\..\ac.tiscmp.fastest_slow_1200mv_0c.ddb
..........\..\ac.tiscmp.fastest_slow_1200mv_85c.ddb
..........\..\ac.tiscmp.fast_1200mv_0c.ddb
..........\..\ac.tiscmp.slow_1200mv_0c.ddb
..........\..\ac.tiscmp.slow_1200mv_85c.ddb
..........\..\ac.tis_db_list.ddb
..........\..\ac.tmw_info
..........\..\altsyncram_bnh1.tdf
..........\..\altsyncram_dig1.tdf
..........\..\altsyncram_jf81.tdf
..........\..\altsyncram_jgg1.tdf
..........\..\altsyncram_jlg1.tdf
..........\..\altsyncram_lf81.tdf
..........\..\altsyncram_m5o1.tdf
..........\..\altsyncram_mmr1.tdf
..........\..\altsyncram_r6q1.tdf
..........\..\altsyncram_rlg1.tdf
..........\..\decode_osa.tdf
..........\..\decode_rsa.tdf
..........\..\logic_util_heursitic.dat
..........\..\mux_8nb.tdf
..........\..\mux_bnb.tdf
..........\..\prev_cmp_ac.qmsg
..........\greybox_tmp\cbx_args.txt
..........\incremental_db\compiled_partitions\ac.db_info
..........\..............\...................\ac.root_partition.cmp.cdb
..........\..............\...................\ac.root_partition.cmp.dfp
..........\..............\...................\ac.root_partition.cmp.hdb
..........\..............\...................\ac.root_partition.cmp.kpt
..........\..............\...................\ac.root_partition.cmp.logdb
..........\..............\...................\ac.root_partition.cmp.rcfdb
    

CodeBus www.codebus.net