- Category:
- VHDL-FPGA-Verilog
- Tags:
-
- File Size:
- 1kb
- Update:
- 2013-06-05
- Downloads:
- 0 Times
- Uploaded by:
- 叶韬
Description: write vhdl natural logarithm, cordic iterate through the results. Improve the accuracy of the need to increase the number of iterations.
To Search:
File list (Check if you may need any files):
ln.vhd