Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: MULTIPLICATER_AND_ADDER Download
 Description: This procedure describes the implementation function y = ax+b (a and b are less than 1 8bit decimal) description of the hardware circuit, the final result just take the integer part, for the 8 bit output, and for rounding the fractional part.
 Downloaders recently: [More information of uploader dengyaohui]
 To Search:
File list (Check if you may need any files):
 

MULTIPLICATER_AND_ADDER.vhd
    

CodeBus www.codebus.net