Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: 8 Download
 Description: VHDL experimental procedures, digital clock, for every minute timer with digital display
 Downloaders recently: [More information of uploader songrq]
 To Search:
File list (Check if you may need any files):
 

8\clk_gen.v
.\clock.v
.\LCD.v
.\lcd4digit.v
.\LCDEncoding4to1.v
.\lcdencoding4to1com.v
.\pwm.v
.\seg4_7.v
8
    

CodeBus www.codebus.net