Description: //Target IC: ADS8328(Read Frame Controlled via CS(FS=1)
// IC Description: Manual Channel Select, CLK Period = 10MHz(1MHz-21MHz), CS_n Low to DataVaild [3ns,15ns]
// IC Time Sequence: da_tick = 50ns, da work period=da_tick*20=50*20=1000ns,
// Total Period=da_tick*25(conten a da_cs_n idle)
// Convst pin low for a minimum of 40 ns, Total Acquisition+ Conversion Cycle Time >=21CCLKs
To Search:
File list (Check if you may need any files):
adc_ctl.v