Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: LabA1Design2 Download
 Description: Design pattern comparator circuit: circuit input as two 8-bit unsigned binary numbers a, b and a mode control signal m circuit output is 8-bit unsigned binary number y. When when m = 0, y = MAX (a, b) and when m = 1, then y = MIN (a, b). Requires a multi-level structure design circuits that call data selector and comparators basic modules to design circuits.
 Downloaders recently: [More information of uploader Peter]
 To Search:
File list (Check if you may need any files):
 

ModeComparator_tb.v
comp.v
mux_2to1.v
sel.v
ModeComparator.v
    

CodeBus www.codebus.net