Description: Using verilog 8B/10B encoding module. Online reference source, and canceled the timing, pure logic implementation. The 3B/4B, 5B/6B written two separate modules, more readable
To Search:
File list (Check if you may need any files):
encode_5B6B.v
encode_8B10B.v
encode_3B4B.v
Download