Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: clock Download
 Description: Using verilog electronic clock, with each module inside, so the seven-segment digital display hours and minutes on the tube, with the point of a digital countdown said tube
 Downloaders recently: [More information of uploader 王赛捷]
 To Search:
File list (Check if you may need any files):
 

clock.v
hour1.v
hour2.v
key_jitter.v
min1.v
min2.v
segment.v
select.v
clk_div.v
    

CodeBus www.codebus.net