Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: detect_3 Download
 Description: Detection of any sequence data of 3 bits, as long as the input data sequence of three arbitrary bits, after the detection, the output is set high one.
 Downloaders recently: [More information of uploader 张杰]
 To Search:
File list (Check if you may need any files):
 

detect_3.txt
    

CodeBus www.codebus.net