Description: Two full adders, to achieve full adder function, nearly bit adder, there are nearly bit output
To Search:
File list (Check if you may need any files):
add_verilog\fulladder.v
...........\fulladd_2bit.v
...........\fulladd_2bit_test.v
...........\sel_add2.v
add_verilog