Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: traffic-light-design Download
 Description: ISP traffic light design, to achieve the brightest state transitions, police control, pedestrian request feature.
 Downloaders recently: [More information of uploader 逍遥一笑]
 To Search:
File list (Check if you may need any files):
 

shiyan5(0976_2740)\automake.log
..................\clk_l.jhd
..................\clk_l.prj
..................\clk_l.srf
..................\clk_l.v
..................\dispay.jhd
..................\dispay.sch
..................\dither.bl0
..................\dither.bl1
..................\dither.cif
..................\dither.edi
..................\dither.exf
..................\dither.fse
..................\dither.jhd
..................\dither.log
..................\dither.naf
..................\dither.prj
..................\dither.srf
..................\dither.srm
..................\dither.srr
..................\dither.srs
..................\dither.sym
..................\dither.v
..................\dither1.bl0
..................\dither1.bl1
..................\dither1.cif
..................\dither1.edi
..................\dither1.exf
..................\dither1.fse
..................\dither1.jhd
..................\dither1.log
..................\dither1.naf
..................\dither1.prj
..................\dither1.srf
..................\dither1.srm
..................\dither1.srr
..................\dither1.srs
..................\dither1.sym
..................\dither1.v
..................\.m\dither1_compiler.xdm
..................\..\dither_compiler.xdm
..................\..\scan_compiler.xdm
..................\..\state_compiler.xdm
..................\FANGZHEN.bin
..................\FANGZHEN.lt2
..................\fangzhen.ltv
..................\FANGZHEN.nam
..................\fangzhen.slg
..................\fangzhen.trf
..................\FANGZHEN.wav
..................\fangzhen.wdl
..................\fangzhen.wet
..................\lattice_cmd.rs2
..................\LCIEdit.dum
..................\lciedit.log
..................\ltsim.log
..................\rev_1\backup\shiyan5_0976_2740.srr
..................\.....\dm\shiyan5_0976_2740_compiler.xdm
..................\.....\run_options.txt
..................\.....\scratchproject.prs
..................\.....\shiyan5_0976_2740.edf
..................\.....\shiyan5_0976_2740.fse
..................\.....\shiyan5_0976_2740.htm
..................\.....\shiyan5_0976_2740.srm
..................\.....\shiyan5_0976_2740.srr
..................\.....\shiyan5_0976_2740.srs
..................\.....\.ynlog\report\shiyan5_0976_2740_compiler_errors.msg
..................\.....\......\......\shiyan5_0976_2740_compiler_errors.txt
..................\.....\......\......\shiyan5_0976_2740_compiler_notes.txt
..................\.....\......\......\shiyan5_0976_2740_compiler_runstatus.xml
..................\.....\......\......\shiyan5_0976_2740_compiler_warnings.msg
..................\.....\......\......\shiyan5_0976_2740_compiler_warnings.txt
..................\.....\......\......\shiyan5_0976_2740_fpga_mapper_errors.txt
..................\.....\......\......\shiyan5_0976_2740_fpga_mapper_notes.txt
..................\.....\......\......\shiyan5_0976_2740_fpga_mapper_runstatus.xml
..................\.....\......\......\shiyan5_0976_2740_fpga_mapper_warnings.txt
..................\.....\......\shiyan5_0976_2740_fpga_mapper.srr
..................\.....\...tmp\closed.png
..................\.....\......\cmdrec_compiler.log
..................\.....\......\cmdrec_fpga_mapper.log
..................\.....\......\open.png
..................\.....\......\run_option.xml
..................\.....\......\shiyan5_0976_2740.msg
..................\.....\......\shiyan5_0976_2740.plg
..................\.....\......\shiyan5_0976_2740_compiler_errors_txt_report.htm
..................\.....\......\shiyan5_0976_2740_compiler_warnings_txt_report.htm
..................\.....\......\shiyan5_0976_2740_flink.htm
..................\.....\......\shiyan5_0976_2740_fpga_mapper.msg
..................\.....\......\shiyan5_0976_2740_srr.htm
..................\.....\......\shiyan5_0976_2740_toc.htm
..................\.....\...work\shiyan5_0976_2740_compiler.fdep
..................\.....\.......\shiyan5_0976_2740_compiler.srs
..................\.....\.......\shiyan5_0976_2740_compiler.tlg
..................\....2\backup\shiyan5_0976_2740.s

CodeBus www.codebus.net