Description: 60 seconds with a counter, to achieve 0 to 59 seconds. Can refer to this case to write a FPGA clock, the code written in VHDL. Development environment for quertues ii9.1.
To Search:
File list (Check if you may need any files):
cnt60\cnt.asm.rpt
.....\cnt.cdf
.....\cnt.done
.....\cnt.fit.eqn
.....\cnt.fit.rpt
.....\cnt.fit.summary
.....\cnt.flow.rpt
.....\cnt.map.eqn
.....\cnt.map.rpt
.....\cnt.map.summary
.....\cnt.pin
.....\cnt.pof
.....\cnt.qpf
.....\cnt.qsf
.....\cnt.qws
.....\cnt.sof
.....\cnt.tan.rpt
.....\cnt.tan.summary
.....\cnt.vhd
.....\db\cnt.analyze_file.qmsg
.....\..\cnt.asm.qmsg
.....\..\cnt.cbx.xml
.....\..\cnt.cmp.cdb
.....\..\cnt.cmp.hdb
.....\..\cnt.cmp.qrpt
.....\..\cnt.cmp.rdb
.....\..\cnt.cmp.tdb
.....\..\cnt.cmp0.ddb
.....\..\cnt.dbp
.....\..\cnt.db_info
.....\..\cnt.eco.cdb
.....\..\cnt.fit.qmsg
.....\..\cnt.hier_info
.....\..\cnt.hif
.....\..\cnt.map.cdb
.....\..\cnt.map.hdb
.....\..\cnt.map.qmsg
.....\..\cnt.pre_map.cdb
.....\..\cnt.pre_map.hdb
.....\..\cnt.psp
.....\..\cnt.rtlv.hdb
.....\..\cnt.rtlv_sg.cdb
.....\..\cnt.rtlv_sg_swap.cdb
.....\..\cnt.sgdiff.cdb
.....\..\cnt.sgdiff.hdb
.....\..\cnt.signalprobe.cdb
.....\..\cnt.sld_design_entry.sci
.....\..\cnt.sld_design_entry_dsc.sci
.....\..\cnt.syn_hier_info
.....\..\cnt.tan.qmsg
.....\db
cnt60
Download