Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: aurora_bram Download
  • Category:
  • VHDL-FPGA-Verilog
  • Tags:
  • [PDF]
  • File Size:
  • 2.96mb
  • Update:
  • 2014-08-06
  • Downloads:
  • 0 Times
  • Uploaded by:
 Description: Xilinx SP605 Evaluation Kit Aurora IP core functional verification debugging source code and chipscope verified
 Downloaders recently: [More information of uploader ]
 To Search:
File list (Check if you may need any files):
 

aurora_frame\aurora_frame_clock_module.vhd
............\aurora_frame_example_design.bit
............\aurora_frame_example_design.ucf
............\aurora_frame_example_design.vhd
............\aurora_frame_reset_logic.vhd
............\aurora_frame_standard_cc_module.vhd
............\chipscope
............\.........\aurora.cpj
............\ipcore_dir
............\..........\aurora_frame
............\..........\............\_xmsgs
............\..........\............\......\cg.xmsgs
............\..........\............\......\pn_parser.xmsgs
............\..........\............\aurora_frame.asy
............\..........\............\aurora_frame.gise
............\..........\............\aurora_frame.sym
............\..........\............\aurora_frame.vhd
............\..........\............\aurora_frame.vho
............\..........\............\aurora_frame.xco
............\..........\............\aurora_frame.xise
............\..........\............\aurora_frame.xlpp
............\..........\............\aurora_frame
............\..........\............\............\aurora_8b10b_v5_3_readme.txt
............\..........\............\............\doc
............\..........\............\............\...\aurora_8b10b_ds637.pdf
............\..........\............\............\...\aurora_8b10b_ug353.pdf
............\..........\............\............\...\aurora_8b10b_v5_3_vinfo.html
............\..........\............\............\example_design
............\..........\............\............\..............\aurora_frame_example_design.ucf
............\..........\............\............\..............\aurora_frame_example_design.vhd
............\..........\............\............\..............\aurora_frame_reset_logic.vhd
............\..........\............\............\..............\cc_manager
............\..........\............\............\..............\..........\aurora_frame_standard_cc_module.vhd
............\..........\............\............\..............\clock_module
............\..........\............\............\..............\............\aurora_frame_clock_module.vhd
............\..........\............\............\..............\gt
............\..........\............\............\..............\..\aurora_frame_tile.vhd
............\..........\............\............\..............\..\aurora_frame_transceiver_wrapper.vhd
............\..........\............\............\..............\traffic_gen_check
............\..........\............\............\..............\.................\aurora_frame_frame_check.vhd
............\..........\............\............\..............\.................\aurora_frame_frame_gen.vhd
............\..........\............\............\implement
............\..........\............\............\.........\i2c_sclk2_control.ngc
............\..........\............\............\.........\icon.ngc
............\..........\............\............\.........\implement.bat
............\..........\............\............\.........\implement.sh
............\..........\............\............\.........\implement_synplify.bat
............\..........\............\............\.........\implement_synplify.sh
............\..........\............\............\.........\planAhead_ise.bat
............\..........\............\............\.........\planAhead_ise.sh
............\..........\............\............\.........\planAhead_ise.tcl
............\..........\............\............\.........\s6_icon.ngc
............\..........\............\............\.........\s6_vio.ngc
............\..........\............\............\.........\synplify.prj
............\..........\............\............\.........\v6_icon.ngc
............\..........\............\............\.........\v6_icon_ml623.ngc
............\..........\............\............\.........\v6_vio.ngc
............\..........\............\............\.........\v6_vio_ml623.ngc
............\..........\............\............\.........\vio.ngc
............\..........\............\............\.........\

CodeBus www.codebus.net