Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: project5_UART Download
 Description: It is UART protocol in VHDL. it has two files. one is transmitter and one is receiver.
 Downloaders recently: [More information of uploader Arash]
 To Search:
File list (Check if you may need any files): 
 

transmitter.vhd
receiver.vhd

CodeBus www.codebus.net