Description: Learning FPGA entry procedures, using verilog language, clock frequency, control the buzzer sound can be issued seven tones, I hope you learn to learn.
To Search:
File list (Check if you may need any files):
beep\beep.asm.rpt
....\beep.bdf
....\beep.bsf
....\beep.cdf
....\beep.done
....\beep.dpf
....\beep.fit.eqn
....\beep.fit.rpt
....\beep.fit.smsg
....\beep.fit.summary
....\beep.flow.rpt
....\beep.map.eqn
....\beep.map.rpt
....\beep.map.summary
....\beep.pin
....\beep.pof
....\beep.qpf
....\beep.qsf
....\beep.qws
....\beep.sof
....\beep.tan.rpt
....\beep.tan.summary
....\beep_assignment_defaults.qdf
....\buzzer.bsf
....\buzzer.v
....\buzzer.v.bak
....\db\beep.asm.qmsg
....\..\beep.cbx.xml
....\..\beep.cmp.rdb
....\..\beep.cmp2.ddb
....\..\beep.db_info
....\..\beep.eco.cdb
....\..\beep.fit.qmsg
....\..\beep.hier_info
....\..\beep.hif
....\..\beep.map.cdb
....\..\beep.map.hdb
....\..\beep.map.logdb
....\..\beep.map.qmsg
....\..\beep.pre_map.cdb
....\..\beep.pre_map.hdb
....\..\beep.rtlv.hdb
....\..\beep.rtlv_sg.cdb
....\..\beep.rtlv_sg_swap.cdb
....\..\beep.sgdiff.cdb
....\..\beep.sgdiff.hdb
....\..\beep.sld_design_entry.sci
....\..\beep.sld_design_entry_dsc.sci
....\..\beep.smp_dump.txt
....\..\beep.syn_hier_info
....\..\beep.tan.qmsg
....\..\beep.tis_db_list.ddb
....\..\beep.tmw_info
....\..\prev_cmp_beep.asm.qmsg
....\..\prev_cmp_beep.fit.qmsg
....\..\prev_cmp_beep.map.qmsg
....\..\prev_cmp_beep.qmsg
....\..\prev_cmp_beep.tan.qmsg
....\sopc_builder_log.txt
....\db
beep
Download