Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: method1 Download
 Description: using HDL implements GM multiplier,including src,DC,and Adtro layout
 Downloaders recently: [More information of uploader 程魏]
 To Search:
File list (Check if you may need any files):
 

method1
.......\Asto
.......\....\output
.......\....\......\gm_top_dc_asrtro.spef
.......\....\......\gm_top_dc_astro_hier.gds
.......\....\......\gm_top_dc_astro_hier.sdf
.......\....\......\gm_top_dc_astro_hier.v
.......\....\rpt
.......\....\...\finalTiming.rpt
.......\....\scripts
.......\....\src
.......\....\...\dsp.tdf
.......\DC
.......\..\output
.......\..\......\gm_top_dc.ddc
.......\..\......\gm_top_dc.sdc
.......\..\......\gm_top_dc.sdf
.......\..\......\gm_top_dc.v
.......\..\rpt
.......\..\...\gm_top_dc.area
.......\..\...\gm_top_dc.power
.......\..\...\gm_top_dc.timing
.......\..\scripts
.......\..\.......\run_dc.tcl
.......\..\src
.......\..\...\array.v
.......\..\...\gm_top.v
.......\..\...\PE.v
.......\..\...\xor_2.v
.......\..\...\xor_3.v
.......\..\...\xor_4.v
.......\postsim
.......\.......\gm_top_dc_astro_hier.sdf
.......\.......\gm_top_dc_astro_hier.v
.......\.......\smic13.v
.......\.......\tb.v
.......\.......\后仿真.jpg
.......\presim
.......\......\list.f
.......\......\runcode.do
.......\......\sim.bat
.......\......\src
.......\......\...\array.v
.......\......\...\bu.v
.......\......\...\gm_top_dc.v
.......\......\...\pe.v
.......\......\...\testbench.v
.......\......\transcript
.......\......\vsim.tmp
.......\src
.......\...\1.cr.mti
.......\...\1.mpf
.......\...\array.v
.......\...\GM_top.v
.......\...\PE.v
.......\...\tb.v
.......\...\transcript
.......\...\work
.......\...\....\_info
.......\...\xor_2.v
.......\...\xor_3.v
.......\...\xor_4.v
    

CodeBus www.codebus.net