Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: jiaotongdeng Download
 Description: This is based on the traffic lights verilog hdl source code, 40 seconds yellow green 5 seconds, 45 seconds, the red light. Tried possible. We can look at
 Downloaders recently: [More information of uploader 朱枫]
 To Search:
File list (Check if you may need any files):
 

交通灯
......\db
......\..\add_sub_1nh.tdf
......\..\add_sub_5nh.tdf
......\..\add_sub_7nh.tdf
......\..\jtd.asm.qmsg
......\..\jtd.cbx.xml
......\..\jtd.cmp.cdb
......\..\jtd.cmp.hdb
......\..\jtd.cmp.logdb
......\..\jtd.cmp.rdb
......\..\jtd.cmp.tdb
......\..\jtd.cmp0.ddb
......\..\jtd.dbp
......\..\jtd.db_info
......\..\jtd.eco.cdb
......\..\jtd.fit.qmsg
......\..\jtd.hier_info
......\..\jtd.hif
......\..\jtd.map.cdb
......\..\jtd.map.hdb
......\..\jtd.map.logdb
......\..\jtd.map.qmsg
......\..\jtd.pre_map.cdb
......\..\jtd.pre_map.hdb
......\..\jtd.psp
......\..\jtd.rtlv.hdb
......\..\jtd.rtlv_sg.cdb
......\..\jtd.rtlv_sg_swap.cdb
......\..\jtd.sgdiff.cdb
......\..\jtd.sgdiff.hdb
......\..\jtd.sld_design_entry.sci
......\..\jtd.sld_design_entry_dsc.sci
......\..\jtd.smp_dump.txt
......\..\jtd.syn_hier_info
......\..\jtd.tan.qmsg
......\jtd.asm.rpt
......\jtd.done
......\jtd.dpf
......\jtd.fit.rpt
......\jtd.fit.summary
......\jtd.flow.rpt
......\jtd.map.rpt
......\jtd.map.smsg
......\jtd.map.summary
......\jtd.pin
......\jtd.pof
......\jtd.qpf
......\jtd.qsf
......\jtd.qws
......\jtd.sof
......\jtd.tan.rpt
......\jtd.tan.summary
......\jtd.v
......\交通灯.txt
    

CodeBus www.codebus.net