Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: matongbu Download
 Description: Demodulating the modulated signal, extracts the symbol clock from the synchronizing signal demodulated in order to obtain the best sampling time judgment. This program uses a lead- lag synchronization method, counter clock is 16 times the symbol clock. The program works well synchronized, have been used in the project.
 Downloaders recently: [More information of uploader 61408520]
 To Search:
File list (Check if you may need any files):
 

通信码同步程序\matongbu.v
..............\说明.txt
通信码同步程序
    

CodeBus www.codebus.net