Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: state_verilog Download
 Description: Use VERILOG implementation state machine, the understanding of the state machine is very helpful
 Downloaders recently: [More information of uploader jenny ]
 To Search:
File list (Check if you may need any files): 
 

machine.v
test.v

CodeBus www.codebus.net