Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Example18 Download
 Description: voting for seven people,7 people can vote applet
 Downloaders recently: [More information of uploader 卢进]
 To Search:
File list (Check if you may need any files):
 

Example18
.........\db
.........\..\exp18.db_info
.........\..\exp18.eco.cdb
.........\..\exp18.sld_design_entry.sci
.........\..\prev_cmp_exp18.asm.qmsg
.........\..\prev_cmp_exp18.eda.qmsg
.........\..\prev_cmp_exp18.fit.qmsg
.........\..\prev_cmp_exp18.map.qmsg
.........\..\prev_cmp_exp18.qmsg
.........\..\prev_cmp_exp18.sta.qmsg
.........\exp18.asm.rpt
.........\exp18.done
.........\exp18.eda.rpt
.........\exp18.fit.rpt
.........\exp18.fit.smsg
.........\exp18.fit.summary
.........\exp18.flow.rpt
.........\exp18.map.rpt
.........\exp18.map.summary
.........\exp18.pin
.........\exp18.qpf
.........\exp18.qsf
.........\exp18.qws
.........\exp18.sof
.........\exp18.sta.rpt
.........\exp18.sta.summary
.........\exp18.vhd
.........\exp18.vhd.bak
.........\incremental_db
.........\..............\README
.........\..............\compiled_partitions
.........\..............\...................\exp18.root_partition.cmp.atm
.........\..............\...................\exp18.root_partition.cmp.dfp
.........\..............\...................\exp18.root_partition.cmp.hdbx
.........\..............\...................\exp18.root_partition.cmp.kpt
.........\..............\...................\exp18.root_partition.cmp.logdb
.........\..............\...................\exp18.root_partition.cmp.rcf
.........\..............\...................\exp18.root_partition.map.atm
.........\..............\...................\exp18.root_partition.map.dpi
.........\..............\...................\exp18.root_partition.map.hdbx
.........\..............\...................\exp18.root_partition.map.kpt
.........\simulation
.........\..........\modelsim
.........\..........\........\exp18.sft
.........\..........\........\exp18.vho
.........\..........\........\exp18_8_1200mv_0c_vhd_slow.sdo
.........\..........\........\exp18_8_1200mv_85c_vhd_slow.sdo
.........\..........\........\exp18_min_1200mv_0c_vhd_fast.sdo
.........\..........\........\exp18_modelsim.xrf
.........\..........\........\exp18_vhd.sdo
.........\timing
.........\......\primetime
.........\......\.........\exp18.collections.sdc
.........\......\.........\exp18.constraints.sdc
.........\......\.........\exp18.pt.tcl
.........\......\.........\exp18.vo
.........\......\.........\exp18_8_1200mv_0c_v_slow.sdo
.........\......\.........\exp18_8_1200mv_85c_v_slow.sdo
.........\......\.........\exp18_min_1200mv_0c_v_fast.sdo
.........\......\.........\exp18_v.sdo
    

CodeBus www.codebus.net