Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Example22 Download
 Description: Based on a small program designed multifunction digital clock divider to generate 1Hz clock counter and running
 Downloaders recently: [More information of uploader 卢进]
 To Search:
File list (Check if you may need any files):
 

Example22
.........\db
.........\..\exp22.db_info
.........\..\exp22.eco.cdb
.........\..\exp22.sld_design_entry.sci
.........\..\prev_cmp_exp22.asm.qmsg
.........\..\prev_cmp_exp22.eda.qmsg
.........\..\prev_cmp_exp22.fit.qmsg
.........\..\prev_cmp_exp22.map.qmsg
.........\..\prev_cmp_exp22.qmsg
.........\..\prev_cmp_exp22.sta.qmsg
.........\exp22.asm.rpt
.........\exp22.done
.........\exp22.eda.rpt
.........\exp22.fit.rpt
.........\exp22.fit.smsg
.........\exp22.fit.summary
.........\exp22.flow.rpt
.........\exp22.map.rpt
.........\exp22.map.summary
.........\exp22.pin
.........\exp22.qpf
.........\exp22.qsf
.........\exp22.qws
.........\exp22.sof
.........\exp22.sta.rpt
.........\exp22.sta.summary
.........\exp22.vhd
.........\incremental_db
.........\..............\README
.........\..............\compiled_partitions
.........\..............\...................\exp22.root_partition.cmp.atm
.........\..............\...................\exp22.root_partition.cmp.dfp
.........\..............\...................\exp22.root_partition.cmp.hdbx
.........\..............\...................\exp22.root_partition.cmp.kpt
.........\..............\...................\exp22.root_partition.cmp.logdb
.........\..............\...................\exp22.root_partition.cmp.rcf
.........\..............\...................\exp22.root_partition.map.atm
.........\..............\...................\exp22.root_partition.map.dpi
.........\..............\...................\exp22.root_partition.map.hdbx
.........\..............\...................\exp22.root_partition.map.kpt
.........\simulation
.........\..........\modelsim
.........\..........\........\exp22.sft
.........\..........\........\exp22.vho
.........\..........\........\exp22_8_1200mv_0c_vhd_slow.sdo
.........\..........\........\exp22_8_1200mv_85c_vhd_slow.sdo
.........\..........\........\exp22_min_1200mv_0c_vhd_fast.sdo
.........\..........\........\exp22_modelsim.xrf
.........\..........\........\exp22_vhd.sdo
.........\timing
.........\......\primetime
.........\......\.........\exp22.collections.sdc
.........\......\.........\exp22.constraints.sdc
.........\......\.........\exp22.pt.tcl
.........\......\.........\exp22.vo
.........\......\.........\exp22_8_1200mv_0c_v_slow.sdo
.........\......\.........\exp22_8_1200mv_85c_v_slow.sdo
.........\......\.........\exp22_min_1200mv_0c_v_fast.sdo
.........\......\.........\exp22_v.sdo
    

CodeBus www.codebus.net